Random-access memory

Results: 1088



#Item
11Kingston Technology How To Benefit Most From DDR4 Pasi Siukonen SR FIELD APPLICATION ENGINEER

Kingston Technology How To Benefit Most From DDR4 Pasi Siukonen SR FIELD APPLICATION ENGINEER

Add to Reading List

Source URL: www.whd.global

Language: English - Date: 2016-03-30 08:12:05
12NVDIMM-N Cookbook: PRESENTATION TITLE GOES HERE A Soup-to-Nuts Primer on Using NVDIMM-Ns to Improve Your Storage Performance Jeff Chang VP Marketing and Business Development, AgigA Tech

NVDIMM-N Cookbook: PRESENTATION TITLE GOES HERE A Soup-to-Nuts Primer on Using NVDIMM-Ns to Improve Your Storage Performance Jeff Chang VP Marketing and Business Development, AgigA Tech

Add to Reading List

Source URL: www.snia.org

Language: English - Date: 2015-09-20 21:39:47
13Flash Memory Summit Helps Storage Technologists Get the Job They Want SANTA CLARA, CA – July 19, 2016 – Flash Memory Summit (FMSis the place for technologists to learn from star recruiter Tanya Freedman of Con

Flash Memory Summit Helps Storage Technologists Get the Job They Want SANTA CLARA, CA – July 19, 2016 – Flash Memory Summit (FMSis the place for technologists to learn from star recruiter Tanya Freedman of Con

Add to Reading List

Source URL: www.flashmemorysummit.com

Language: English - Date: 2016-07-19 11:51:19
14Tuesday, September 27 9:00-12:00 Plenary (Main Convention Hall) 1F 101 2F Convention Hall 200

Tuesday, September 27 9:00-12:00 Plenary (Main Convention Hall) 1F 101 2F Convention Hall 200

Add to Reading List

Source URL: www.ssdm.jp

Language: English - Date: 2016-08-04 03:53:48
15Power Aware Page Allocation Alvin R. Lebeck Department of Computer Science Duke University

Power Aware Page Allocation Alvin R. Lebeck Department of Computer Science Duke University

Add to Reading List

Source URL: www.cs.duke.edu

Language: English - Date: 2003-06-23 10:37:45
16NMI: A New Memory Interface to Enable Innovation David Roberts1,  Amin

NMI: A New Memory Interface to Enable Innovation David Roberts1, Amin

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2015-08-21 02:18:30
17Using	
  Non-­‐VolaCle	
  Memory	
   	
   Bill	
  Bridge	
   So+ware	
  Architect	
   Oracle	
  

Using  Non-­‐VolaCle  Memory     Bill  Bridge   So+ware  Architect   Oracle  

Add to Reading List

Source URL: hpts.ws

Language: English - Date: 2015-10-02 08:09:35
18Reverse engineering DRAM mappings The Case of 3 DIMMs Advisor(s): Peter Pessl Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria  Motivation

Reverse engineering DRAM mappings The Case of 3 DIMMs Advisor(s): Peter Pessl Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation

Add to Reading List

Source URL: www.iaik.tugraz.at

Language: English - Date: 2015-11-30 11:00:03
19Managing multicore caches Silas Boyd-Wickizer, Robert Morris, Nickolai Zeldovich, M. Frans Kaashoek What this talk is about ●

Managing multicore caches Silas Boyd-Wickizer, Robert Morris, Nickolai Zeldovich, M. Frans Kaashoek What this talk is about ●

Add to Reading List

Source URL: hpts.ws

Language: English - Date: 2012-04-19 12:03:41
20Ultra-low power FinFET based SRAM cell employing sharing current concept

Ultra-low power FinFET based SRAM cell employing sharing current concept

Add to Reading List

Source URL: moimani.weebly.com

Language: English - Date: 2016-02-06 01:01:32